DSpace

King Saud University Repository >
King Saud University >
COLLEGES >
Science Colleges >
College of Engineering >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/12683

Title: Field programmable gate array-based design and realisation of automatic censored cell averaging constant false alarm rate detector based on ordered data variability
Authors: Alsuwailem, A.M.,
Alshebeili, S.A.
Alhowaish, M.H.,
Qasim, S.M.
Keywords: Alarm systems; Availability; Design; Detectors; Errors; Hardware; Logic gates; Optical sensors; Radar target recognition; Telecommunication networks
Issue Date: 2009
Citation: IET Circuits, Devices and Systems Volume 3, Issue 1, 2009, Pages 12-21
Abstract: design and field programmable gate array (FPGA)-based realisation of automatic censored cell averaging (ACCA) constant false alarm rate (CFAR) detector based on ordered data variability (ODV) is discussed here. The ACCA-ODV CFAR algorithm has been recently proposed in the literature for detecting radar target in non-homogeneous background environments. The ACCA-ODV detector estimates the unknown background level by dynamically selecting a suitable set of ranked cells and doing successive hypothesis tests. The proposed detector does not require any prior information about the background environment. It uses the variability index statistic as a shape parameter to accept or reject the ordered cells under investigation. Recent advances in FPGA technology and availability of sophisticated design tools have made it possible to realise the computation intensive ACCA-ODV detector in hardware, in a cost-effective way. The architecture is modular and has been implemented and tested on an Altera Stratix II FPGA using Quartus II software. The post place and route result show that the proposed design can operate at 100MHz, the maximum clock frequency of the prototyping board and for this frequency the total processing time required to perform a single run is 0.21s. This amounts to a speedup for the FPGA-based hardware implementation by a factor of ∼110 as compared to software-based implementation, which takes 23s to perform the same operation. © The Institution of Engineering and Technology 2009.
URI: http://hdl.handle.net/123456789/12683
ISSN: 1751858X
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
Ele- Alshebeili Saleh A. -9.docx19.57 kBMicrosoft Word XMLView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

DSpace Software Copyright © 2002-2007 MIT and Hewlett-Packard - Feedback