Simulation technique for noise and timing jitter in phase locked loop

Abstract

Timing jitter is a concern in high frequency timing circuits. Its presence can degrade system performance in many high-speed applications. In this paper, a new method for efficiently measuring timing jitter due to phase locked loops is described. Two important parameters, absolute jitter and cycle-to-cycle jitter, used to describe jitter performance can be analyzed. Simulation results for the measurement of jitter in phase locked loop using MATLAB SIMULINK are presented. The methodology described is also applicable to other types of clock generator and oscillators such as LC oscillators, as well as other kinds of noise source such as power supplies. © 2004 IEEE.