King Saud University Repository >
King Saud University >
Science Colleges >
College of Engineering >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/13019

Title: FPGA based realization of a reduced complexity high speed decoder for error correction
Authors: Abbasi, S.A.
Keywords: Decoding
Issue Date: 2003
Publisher: IEEE
Citation: Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems Volume 3, 2003, Article number 1301678, Pages 1002-1005
Abstract: A chip for high speed two bit error correction in the received signal has been designed and implemented on a Xilinx FPGA using VHDL. The design is based on a modified Step - by - Step decoding algorithm which does not require the calculation of the error location polynomial. The use of complex computation - intensive inverse operations is also avoided. Efforts have been made for reducing the complexity of the decoder. A modified circuit has been used for multiplication of field elements within the Galois field. For squaring the field elements within the Galois field, a modified square circuit with much less complexity has been successfully designed. The average operation cycle for decoding each received word is just equal to the block length of the coded word. © 2003 IEEE.
URI: http://hdl.handle.net/123456789/13019
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
Eng-Ele-Shuja Ahmad Abbasi-1.docx17.58 kBMicrosoft Word XMLView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


DSpace Software Copyright © 2002-2009 MIT and Hewlett-Packard - Feedback