King Saud University Repository >
King Saud University >
Science Colleges >
College of Engineering >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/13023

Title: A review of FPGA-based design methodology and optimization techniques for efficient hardware realization of computation intensive algorithms
Authors: Qasim, S.M.
Abbasi, S.A.
Almashary, B
Keywords: Computation theory; Field programmable gate arrays (FPGA); Multimedia signal processing; Multimedia systems; Optimization; Signal processing
Issue Date: 2009
Publisher: IEEE
Citation: 2009 International Multimedia, Signal Processing and Communication Technologies, IMPACT 2009 2009, Article number 5164238, Pages 313-316
Abstract: Field programmable gate arrays (FPGAs) have emerged as platform of choice for efficient hardware realization of computation intensive algorithms because of their intrinsic parallelism and flexible architecture. However, to achieve high performance, FPGA must be supported by efficient design methodology and optimization techniques. In this paper, FPGAbased design methodology and optimization techniques that can be employed to obtain area, speed and power efficient circuits are reviewed and presented. © 2009 IEEE.
URI: http://hdl.handle.net/123456789/13023
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
Eng-Ele-Shuja Ahmad Abbasi-5.docx18.74 kBMicrosoft Word XMLView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


DSpace Software Copyright © 2002-2009 MIT and Hewlett-Packard - Feedback