King Saud University Repository >
King Saud University >
Science Colleges >
College of Engineering >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/13024

Title: A proposed FPGA-based parallel architecture for matrix multiplication
Authors: Qasim, S.M.
Abbasi, S.A
Almashary, B
Keywords: Applications; Hardware; Parallel architectures; Turbo codes
Issue Date: 2008
Publisher: IEEE
Citation: IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS 2008, Article number 4746382, Pages 1763-1766
Abstract: Matrix multiplication is a computation intensive operation and plays an important role in many scientific and engineering applications. For high performance applications, this operation must be realized in hardware. This paper presents a parallel architecture for the multiplication of two matrices using Field Programmable Gate Array (FPGA). The proposed architecture employs advanced design techniques and exploits architectural features of FPGA. Results show that it provides performance improvements over previously reported hardware implementation. FPGA implementation results are presented and discussed. © 2008 IEEE.
URI: http://hdl.handle.net/123456789/13024
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
Eng-Ele-Shuja Ahmad Abbasi-6.docx19.23 kBMicrosoft Word XMLView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


DSpace Software Copyright © 2002-2009 MIT and Hewlett-Packard - Feedback